what is PLL?

王朝厨房·作者佚名  2007-01-04
窄屏简体版  字體: |||超大  

what is PLL?

Short for phase-locked loop, an electronic circuit that controls an oscillator so that it maintains a constant phase angle (i.e., lock) on the frequency of an input, or reference, signal. A PLL ensures that a communication signal is locked on a specific frequency and can also be used to generate, modulate and demodulate a signal and divide a frequency.

PLL is used often in wireless communications where the oscillator is usually at the receiver and the input signal is extracted from the signal received from the remote transmitter.

PLL是一种电路,可将振荡器生成的输出信号的频率和和相位与基准信号或输入信号同步,在同步(或称为锁定)的状态下,振荡器的输出信号和基准信号之间的相位误差为零,或保持不变,如果误差变大,则控制机制将作用于振荡器,是相位误差再次减到最小值,实际上在这种反馈控制系统中,输出信号的相位被锁定成基准信号的相位,锁相环的名称就是由此而来。

 
 
 
免责声明:本文为网络用户发布,其观点仅代表作者个人观点,与本站无关,本站仅提供信息存储服务。文中陈述内容未经本站证实,其真实性、完整性、及时性本站不作任何保证或承诺,请读者仅作参考,并请自行核实相关内容。
 
 
© 2005- 王朝網路 版權所有 導航