数字设计(第四版)(英文版)(含光盘1张)

分類: 图书,工业技术,电子 通信,基本电子电路,
作者: (美)马诺(Mano,M.M.),(美)西勒提(Ciletti,M.D.)著
出 版 社: 电子工业出版社
出版时间: 2008-7-1字数: 1067000版次: 1页数: 608印刷时间: 2008/07/01开本: 16开印次: 1纸张: 胶版纸I S B N : 9787121068959包装: 平装编辑推荐
新特性:保留了前一版中经检验的经典内容,根据IEEE标准1364-2001及1364-2005,为确保所有的示例符合数字硬件建模的实践要求,更新和扩充了有关VerilogHDL的内容,适用于初学者和中高级读者,例题与习题丰富,并在书末给出了部分习题的答案,教辅支持材料齐全。
内容简介
本书是一本系统介绍数字电路设计的权威教材,旨在教会读者关于数字设计的基本概念。全书共分12章,内容涉及数字系统和二进制数、布尔代数与逻辑门、门级最小化、组合逻辑、同步序列逻辑、寄存器和计数器、存储器和可编程逻辑、寄存器传输级设计、异步序列逻辑、数字集成电路、标准IC和FPGA实验、标准图形符号等。全书结构严谨,内容深入浅出,紧密联系实际,教辅资料齐全。
本书可作为电气工程、电子工程、通信工程和计算机工程或计算机科学等相关专业的教科书,也可作为电子设计工程师的参考书。
目录
1.Digital Systems and Binary Numbers.
1.1Digital Systems
1.2Binary Numbers
1.3Number-Base Conversions
1.4Octal and Hexadecimal Numbers
1.5Complements
1.6Signed Binary Numbers
1.7Binary Codes
1.8Binary Storage and Registers
1.9Binary Logic
2 Boolean Algebra and Logic Gates
2.1Introductiontlon
2.2Basic Definitions
2.3Axiomatic Definition of Boolean Algebra
2.4Basic Theorems and Properties of Boolean Alqebra
2.5Boolean Functions
2.6Canonical and Standard Forms
2.70ther LogiC 0perations
2.8DiqitaI Loqic Gates
2.9Inteqrated Circuits
3.Gate-Level Minimization
3.1Introduction
3.2The Map Method
3.3Four.Variable Map
3.4Five.Variable Map
3.5Product..0f..Sums Simplification
3.6Don’t-Care Conditions
3.7NAND and NOR Implementation
3.8Other Tw0—Level Implementations
3.9Exclusive.OR Function
3.10Hardware Description Language
4.Combinational Logical
4.1Introduction
4.2Combinational Circuits
4.3Analysis Procedure
4.4Design Procedure
4.5Binary Adder.Subtractor
4.6Decimal Adder
4.7Binary Multiplier
4.8Maqnitude Comparator
4.9Decoders
4.10Encoders
4.11Multiplexers
4.12HDL Models of Combinational Circuits
5.Synchronous Sequential Logic
5.1IntrOduction
5.2Sequential Circuits
5.3Storage Elements:Latches
5.4Storage Elements:FlipFlops
5.5Analysis of Clocked Sequential Circuits
5.6Synthesizable HDL Models of SequentiaCircuits
5.7State Reduction and Assignment
5.8Design Procedure
6.Registers and Counters
6.1Registers
6.2Shift Registers
……
7.Memory and Programmable Logic
8.Design at the Register Transfer Level
9.Asynchronous Sequential Logic
10.Digital Integrated Circuits
11.Laboratory Experiments with Standard ICs and FPGAs
12.Standard Graphic Symbols
13.Answers to Selected Problems
Index